National Semiconductor

LF441 Low Power JFET Input Operational Amplifier

General Description

Typical Connection

The LF441 low power operational amplifier provides many of the same AC characteristics as the industry standard LM741 while greatly improving the DC characteristics of the LM741. The amplifier has the same bandwidth, slew rate, and gain (10 kΩ load) as the LM741 and only draws one tenth the supply current of the LM741. In addition, the well matched high voltage JFET input devices of the LF441 reduce the input bias and offset currents by a factor of 10,000 over the LM741. A combination of careful layout design and internal trimming guarantees very low input offset voltage and voltage drift. The LF441 also has a very low equivalent input noise voltage for a low power amplifier.

The LF441 is pin compatible with the LM741, allowing an immediate 10 times reduction in power drain in many applications. The LF441 should be used where low power

Rf

LF441

v_{cc}


dissipation and good electrical characteristics are the major considerations.

Features

- 1/10 supply current of a LM741
- Low input bias current
- Low input offset voltage
- Low input offset voltage drift
- High gain bandwidth
- High slew rate
- Low noise voltage for low power
- Low input noise current
- High input impedance
- High gain $V_0 = \pm 10V$, $R_L = 10k$

Ordering Information LF441XYZ

- X indicates electrical grade Y indicates temperature range "M" for military, "C" for commercial
- Z indicates package type



© 1995 National Semiconductor Corporation TL/H/9297

RRD-B30M115/Printed in U. S. A.

LF441 Low Power JFET Input Operational Amplifier

February 1995

200 µA (max)

50 pA (max)

0.5 mV (max)

1 MHz

1 V/μs

 $10^{12}\Omega$

50k (min)

35 nV/V Hz

0.01 pA// Hz


10 µV/°C (max)


Absolute Maximum If Military/Aerospace specifie please contact the Nationa Office/Distributors for availabi	d devices are I Semiconduc	tor Sales	Input Voltage Range (Note 1)	LF441A ±19V	LF441 ±15V		
	LF441A	LF441	Output Short Circuit				
Supply Voltage	\pm 22V	$\pm 18V$	Duration	Continuous	Continuous		
Differential Input Voltage	\pm 38V	$\pm 30V$					
	H Pacl	kage	N Package	M Package			
Power Dissipation (Notes 2 and 9)	670 mW		670 mW				
T _{j max}	150	°C	115°C				
θ _{jA} (Typical)			130°C/W	185°C/W			
Board Mount in still air	165°C						
Board Mount in 400 LF/ min air flow	65°C	/W					
$\theta_{\rm jC}$	25°C	/W					
Operating Temp. Range	(Note	e 3)	(Note 3)				
Storage Temp. Range	$-65^{\circ}C \le T_{e}$	₄ ≤ 150°C	$-65^{\circ}C \le T_{A} \le 150^{\circ}C$	$-65^{\circ}C \le T_{A} \le 150^{\circ}C$			
Lead Temperature (Soldering, 10 seconds)	300°C		260°C				
Soldering Information Dual-In-Line Package	LF441A	LF441		See AN-450 "Surface Mounting Methods and Their Ef on Product Reliability" for other methods of soldering face mount devices.			
Soldering (10 sec.) Small Outline Package	260°C	260°C	ESD Tolerance (Note 10	0) Rating to	be Determined		
Vapor Phase (60 sec.)	215°C	215°C					
Infrared (15 sec.)	220°C	220°C					


DC Electrical Characteristics (Note 4)

Symbol Parameter	Parameter	Conditions		LF441A			LF441			Units
	i arameter	Conditi	Min	Тур	Max	Min	Тур	Мах		
V _{OS} Input Offset Voltage		$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}C$			0.3	0.5		1	5	mV
	Over Temperatur						7.5	mV		
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	$R_{S} = 10 k\Omega$ (Note 5)			7	10		10		μV/°
I _{OS}	Input Offset Current	$V_{S} = \pm 15V$ (Notes 4 and 6)	$T_j = 25^{\circ}C$		5	25		5	50	pА
			$T_j = 70^{\circ}C$			1.5			1.5	nA
			$T_j = 125^{\circ}C$			10				nA
IB	Input Bias Current	$V_{S} = \pm 15V$ (Notes 4 and 6)	$T_j = 25^{\circ}C$		10	50		10	100	pА
			Т _ј = 70°С			3			3	nA
			T _j = 125°C			20				nA
R _{IN}	Input Resistance	$T_j = 25^{\circ}C$			10 ¹²			10 ¹²		Ω
A _{VOL} Large S Gain	Large Signal Voltage Gain	$\begin{split} V_S &= \pm 15V, V_O = \pm 10V, \\ R_L &= 10 \ \text{k}\Omega, T_A = 25^\circ\text{C} \\ \hline \\ Over \ \text{Temperature} \end{split}$		50	100		25	100		V/m'
				25			15			V/m
Vo	Output Voltage Swing	$V_{S}=\pm$ 15V, $R_{L}=$ 10 k Ω		±12	±13		±12	±13		V
V _{CM}	Input Common-Mode Voltage Range			±16	+ 18, -17		±11	+14, -12		V
CMRR	Common-Mode Rejection Ratio	$R_{S} \le 10 \ k\Omega$		80	100		70	95		dB

Symbol	Parameter		Conditions		LF441A			LF441		Unit
Symbol	Parameter		Conditions	Min	Тур	Мах	Min	Тур	Max	
PSRR	Supply Voltage Rejection Ratio	(Note	9 7)	80	100		70	90		dB
s	Supply Current				150	200		150	250	μA
AC E	lectrical Charact	teris	tiCS (Note 4)							
Symbol	Parameter		Conditions		LF441/	۱		LF441		Units
Symbol	Faialletei		Conditions	Min	Тур	Max	Min	Тур	Max	Unit
SR	Slew Rate		$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	0.8	1		0.6	1		V /μ
λBW	Gain-Bandwidth Product		$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	0.8	1		0.6	1		MH:
'n	Equivalent Input Noise V	oltage	$ \begin{array}{l} T_{A}=25^{\circ}C, R_{S}=100\Omega, \\ f=1 \text{kHz} \end{array} $		35			35		nV/√
	Equivalent Input Noise C	urrent	T _A = 25°C, f = 1 kHz		0.01			0.01		pA/√
		sured for h					a a a a a	14		tion Er
Note 8: Re Note 9: Ma outside gua Note 10: H	aranteed limits. Iuman body model, 1.5 k Ω in series	V to $\pm 5V$ nilitary spe by the pace es with 10	ecifications. ckage characteristics. Operating th 10 pF.			Ċ				
Note 8: Re Note 9: Ma outside gua Note 10: H	efer to RETS441X for LF441MH n ax. Power Dissipation is defined h aranteed limits. Ituman body model, 1.5 kΩ in seri cal Performance Input Bias Current $V_{S} = \pm 15V$ $V_{A} = 25°C$	V to \pm 5V nilitary spe by the pace es with 10 Cha	for the LF441A. scifications. ckage characteristics. Operating th NO pF. racteristics 10k Input Bias Cur	e part ne		200 190 (vr) 100 100 100 100 100 100 100 100 100 100	ssipation	Current	the part t	
Note 8: Re Note 9: Ma outside gua Note 10: H	efer to RETS441X for LF441MH n ax. Power Dissipation is defined I aranteed limits. Iuman body model, 1.5 kΩ in seri cal Performance Input Bias Current $V_{2} = \pm 15V$ $T_{1} = 25°C$	V to ±5V nilitary spe by the part es with 10 Cha	for the LF441Å. schifications. schage characteristics. Operating the to pF. Tacteristics Input Bias Cur Vg= ± 15V 100 100 100 100 100 100 100 10	e part nee rent 75 100 (°C) mon-M	ar the Max	200 190 (vr) 180 (vr) 170 150 150 100 110 100	Supply	Current	b the part	







Application Hints

This device is a low power op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain, eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.


The amplifier is biased to allow normal circuit operation with power supplies of \pm 3V. Supply voltages less than these may degrade the common-mode rejection and restrict the output voltage swing.

The amplifier will drive a 10 k Ω load resistance to $\pm 10V$ over the full temperature range.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket, as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input to AC ground) set the frequency of this pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency, of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications