Quad 2-input NAND Schmitt trigger Rev. 3 — 30 August 2012

Product data sheet

1. **General description**

The 74HC132; 74HCT132 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A

The 74HC132; 74HCT132 is a quad 2-input NAND gate with Schmitt trigger inputs. This device features reduced input threshold levels to allow interfacing to TTL logic levels. Inputs also include clamp diodes that enable the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}. Schmitt trigger inputs transform slowly changing input signals into sharply defined jitter-free output signals.

The inputs switch at different points for positive and negative-going signals. The difference between the positive voltage V_{T+} and the negative voltage V_{T-} is defined as the input hysteresis voltage V_H.

Features and benefits 2.

- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

Applications 3.

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators



4. Ordering information

Type number	Package					
	Temperature range	Name	Description	Version		
74HC132N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1		
74HCT132N						
74HC132D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width	SOT108-1		
74HCT132D			3.9 mm			
74HC132DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body	SOT337-		
74HCT132DB			width 5.3 mm			
74HC132PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-		
74HCT132PW	body width 4.4 mm					

5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
1A to 4A	1, 4, 9, 12	data input
1B to 4B	2, 5, 10, 13	data input
1Y to 4Y	3, 6, 8, 11	data output
GND	7	ground (0 V)
V _{CC}	14	supply voltage

7. Functional description

Table 3.Function table

Input		Output
nA	nB	nY
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

	_				
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I _{OK}	output clamping current	V_{O} < –0.5 V or V_{O} > V_{CC} + 0.5 V	<u>[1]</u> _	±20	mA
I _O	output current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}}$ + 0.5 V	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation		[2]		
	DIP14 package		-	750	mW
	SO14, and (T)SSOP14 packages		-	500	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

For DIP14 package: P_{tot} derates linearly with 12 mW/K above 70 °C.
 For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C.
 For (T)SSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	bol Parameter Conditions 7		74HC132			74HCT132			Unit
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V_{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V_{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C

10. Static characteristics

Table 6. **Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC13	2									
V _{он}	HIGH-level	$V_I = V_{T+} \text{ or } V_{T-}$								
	output voltage	$I_0 = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_0 = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{T+} \text{ or } V_{T-}$								
	output voltage	$I_0 = 20 \ \mu A; V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 20 \ \mu\text{A}; \ V_{CC} = 4.5 \ \text{V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 20 \ \mu A; V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 4.0 mA; V_{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_0 = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
СС	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	2.0	-	20	-	40	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT1	32									
V _{он}	HIGH-level	$V_{I} = V_{T+} \text{ or } V_{T-}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}$	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{T+} \text{ or } V_{T-}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA;	-	0	0.1	-	0.1	-	0.1	V
		l _O = 4.0 mA;	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
сс	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	2.0	-	20	-	40	μA
∆I _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	30	108	-	135	-	147	μΑ
Cı	input capacitance		-	3.5	-	-	-	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; $C_L = 50$ pF; for load circuit see <u>Figure 6</u>.

Symbol	Parameter	Conditions			25 °C		–40 °C to +125 °C		Unit
				Min	Тур	Max	Max (85 °C)	Max (125 °C)	
74HC132	2		1						
t _{pd}	propagation delay	nA, nB to nY; see <u>Figure 5</u>	<u>[1]</u>						
		$V_{CC} = 2.0 V$		-	36	125	155	190	ns
		$V_{CC} = 4.5 V$		-	13	25	31	38	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	11	-	-	-	ns
		$V_{CC} = 6.0 V$		-	10	21	26	32	ns
t _t transition time	transition time	see <u>Figure 5</u>	[2]						
		$V_{CC} = 2.0 V$		-	19	75	95	110	ns
		$V_{CC} = 4.5 V$		-	7	15	19	22	ns
		$V_{CC} = 6.0 V$		-	6	13	16	19	ns
C _{PD}	power dissipation capacitance	per package; $V_I = GND$ to V_{CC}	<u>[3]</u>	-	24	-	-	-	pF
74HCT1:	32								
t _{pd}	propagation delay	nA, nB to nY; see <u>Figure 5</u>	<u>[1]</u>						
		$V_{CC} = 4.5 V$		-	20	33	41	50	ns
		$V_{CC} = 5.0 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$		-	17	-	-	-	ns
t _t	transition time	$V_{CC} = 4.5 \text{ V}; \text{ see } \frac{\text{Figure 5}}{1000}$	[2]	-	7	15	19	22	ns
C _{PD}	power dissipation capacitance	per package; V _I = GND to V _{CC} – 1.5 V	<u>[3]</u>	-	20	-	-	-	pF

[1] t_{pd} is the same as t_{PHL} and t_{PLH} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \sum (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 Σ (C_L \times V_{CC}^2 \times f_o) = sum of outputs.

Quad 2-input NAND Schmitt trigger

12. Waveforms



Table 8.Measurement points

Туре	Input	Output				
	V _M	V _M	V _X	V _Y		
74HC132	0.5V _{CC}	0.5V _{CC}	0.1V _{CC}	0.9V _{CC}		
74HCT132	1.3 V	1.3 V	0.1V _{CC}	0.9V _{CC}		



74HC132; 74HCT132

Quad 2-input NAND Schmitt trigger

Table 9. Test data				
Туре	Input	Load	Test	
	VI	t _r , t _f	CL	
74HC132	V _{CC}	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}
74HCT132	3.0 V	6.0 ns	15 pF, 50 pF	t _{PLH} , t _{PHL}

13. Transfer characteristics

Table 10. Transfer characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); see <u>Figure 7</u> and <u>Figure 8</u>.

Symbol	Parameter	Conditions	Ta	_{mb} = 25	°C		: –40 °C 85 °C		= –40 °C I 25 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC132	2									
V_{T+}	positive-going	$V_{CC} = 2.0 V$	0.7	1.18	1.5	0.7	1.5	0.7	1.5	V
	threshold	$V_{CC} = 4.5 V$	1.7	2.38	3.15	1.7	3.15	1.7	3.15	V
	voltage	V _{CC} = 6.0 V	2.1	3.14	4.2	2.1	4.2	2.1	4.2	V
V_{T-}	negative-going	V _{CC} = 2.0 V	0.3	0.63	1.0	0.3	1.0	0.3	1.0	V
	threshold	$V_{CC} = 4.5 V$	0.9	1.67	2.2	0.9	2.2	0.9	2.2	V
	voltage	V _{CC} = 6.0 V	1.2	2.26	3.0	1.2	3.0	1.2	3.0	V
V _H	hysteresis	V _{CC} = 2.0 V	0.2	0.55	1.0	0.2	1.0	0.2	1.0	V
	voltage	$V_{CC} = 4.5 V$	0.4	0.71	1.4	0.4	1.4	0.4	1.4	V
		V _{CC} = 6.0 V	0.6	0.88	1.6	0.6	1.6	0.6	1.6	V
74HCT1	32									
V_{T+}	positive-going	$V_{CC} = 4.5 V$	1.2	1.41	1.9	1.2	1.9	1.2	1.9	V
	threshold voltage	$V_{CC} = 5.5 V$	1.4	1.59	2.1	1.4	2.1	1.4	2.1	V
V_{T-}	negative-going	$V_{CC} = 4.5 V$	0.5	0.85	1.2	0.5	1.2	0.5	1.2	V
	threshold voltage	$V_{CC} = 5.5 V$	0.6	0.99	1.4	0.6	1.4	0.6	1.4	V
V _H	hysteresis	V _{CC} = 4.5 V	0.4	0.56	-	0.4	-	0.4	-	V
	voltage	$V_{CC} = 5.5 V$	0.4	0.60	-	0.4	-	0.4	-	V

14. Transfer characteristics waveforms



Product data sheet

74HC132; 74HCT132

Quad 2-input NAND Schmitt trigger



74HC132; 74HCT132

Quad 2-input NAND Schmitt trigger



15. Application information

The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula:

 $P_{add} = f_i \times (t_r \times \Delta I_{CC(AV)} + t_f \times \Delta I_{CC(AV)}) \times V_{CC}$ where:

 P_{add} = additional power dissipation (μ W);

 $f_i = input frequency (MHz);$

 t_r = rise time (ns); 10 % to 90 %;

t_f = fall time (ns); 90 % to 10 %;

 $\Delta I_{CC(AV)}$ = average additional supply current (µA).

Average $\Delta I_{CC(AV)}$ differs with positive or negative input transitions, as shown in Figure 11 and Figure 12.

An example of a relaxation circuit using the 74HC132; 74HCT132 is shown in Figure 13.

74HC132; 74HCT132

Quad 2-input NAND Schmitt trigger





74HC132; 74HCT132

Quad 2-input NAND Schmitt trigger





Quad 2-input NAND Schmitt trigger

16. Package outline



Fig 15. Package outline SOT27-1 (DIP14)

All information provided in this document is subject to legal disclaimers.

Quad 2-input NAND Schmitt trigger



Fig 16. Package outline SOT108-1 (SO14)

Quad 2-input NAND Schmitt trigger



Fig 17. Package outline SOT337-1 (SSOP14)

Quad 2-input NAND Schmitt trigger



Fig 18. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

17. Abbreviations

Description
Complementary Metal-Oxide Semiconductor
Device Under Test
ElectroStatic Discharge
Human Body Model
Low-power Schottky Transistor-Transistor Logic
Machine Model
Transistor-Transistor Logic

18. Revision history

Table 12. Revision hist	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT132 v.3	20120830	Product data sheet	-	74HC_HCT132_CNV v.2
Modifications:	 The format of this data of NXP Semiconduct 		gned to comply with	the new identity guidelines
	 Legal texts have be 	en adapted to the new co	mpany name where	appropriate.
	 Figure 14 added (ty 	pical K-factor for relaxation	on oscillator).	
74HC_HCT132_CNV v.2	19970826	Product specification	-	-

19. Legal information

19.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

19.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quad 2-input NAND Schmitt trigger

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

20. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Quad 2-input NAND Schmitt trigger

21. Contents

1	General description 1
2	Features and benefits 1
3	Applications 1
4	Ordering information 2
5	Functional diagram 2
6	Pinning information 3
6.1	Pinning 3
6.2	Pin description 3
7	Functional description 3
8	Limiting values 4
9	Recommended operating conditions 4
10	Static characteristics 5
11	Dynamic characteristics 6
12	Waveforms 7
13	Transfer characteristics 8
14	Transfer characteristics waveforms 8
15	Application information 10
16	Package outline 13
17	Abbreviations 17
18	Revision history 17
19	Legal information 18
19.1	Data sheet status 18
19.2	Definitions
19.3	Disclaimers
19.4	Trademarks 19
20	Contact information 19
21	Contents 20

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2012.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 30 August 2012 Document identifier: 74HC_HCT132 This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.