National *Semiconductor*

June 1989

54173/DM54173/DM74173
TRI-STATE® Quad D Registers

General Description

These four-bit registers contain D-type flip-flops with totem-pole TRI-STATE outputs, capable of driving highly capacitive or low-impedance loads. The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components.

Gated enable inputs are provided for controlling the entry of data into the flip-flops. When both data-enable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the buffered clock input. Gate output control inputs are also provided. When both are low, the normal logic states of the four outputs are available for driving the loads or bus lines. The outputs are disabled independently from the level of the clock by a high logic level at either output control input. The outputs then present a high impedance and neither load nor drive the bus line. Detailed operation is given in the function table.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the average output disable times are shorter than the average output enable times.

Features

■ TRI-STATE outputs interface directly with system bus
■ Gated output control lines for enabling or disabling the outputs
■ Fully independent clock elminates restrictions for operating in one of two modes:
    Parallel load
    Do nothing (hold)
■ For application as bus buffer registers
■ Typical propagation delay 18 ns
■ Typical frequency 30 MHz
■ Typical power dissipation 250 mW
■ Alternate Military/Aerospace device (54173) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram

Dual-In-Line Package

TL/F/6556–1

**Order Number 54173DMQB, 54173FMQB,
DM54173J, DM54173W or DM74173N
See NS Package Number J16A, N16E or W16A**

Function Table

Inputs					Output Q
Clear	Clock	Data Enable		Data D	
		G1	G2		
H	X	X	X	X	L
L	L	X	X	X	Q_0
L	↑	H	X	X	Q_0
L	↑	X	H	X	Q_0
L	↑	L	L	L	L
L	↑	L	L	H	H

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

H = high level (steady state)

L = low level (steady state)

↑ = low-to-high level transition

X = don't care (any input including transitions)

Q_0 = the level of Q before the indicated steady state input conditions were established

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54 and 54	−55°C to +125°C
DM74	0°C to +70°C
Storage Temperature Range	−65°C to +150°C

Note: *The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.*

Recommended Operating Conditions

Symbol	Parameter		DM54173			DM74173			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage		2			2			V
V_{IL}	Low Level Input Voltage				0.8			0.8	V
I_{OH}	High Level Output Current				−2			−5.2	mA
I_{OL}	Low Level Output Current				16			16	mA
f_{CLK}	Clock Frequency (Note 4)		0		25	0		25	MHz
t_W	Pulse Width (Note 4)	Clock	20			20			ns
		Clear	20			20			
t_{SU}	Setup Time (Note 4)	Enable	17			17			ns
		Data	10			10			
t_H	Hold Time (Note 4)	Enable	2			2			ns
		Data	10			10			
t_{REL}	Clear Release Time (Note 4)		10			10			ns
T_A	Free Air Operating Temperature		−55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
V_I	Input Clamp Voltage	V_{CC} = Min, I_I = −12 mA				−1.5	V
V_{OH}	High Level Output Voltage	V_{CC} = Min, I_{OH} = Max V_{IL} = Max, V_{IH} = Min		2.4			V
V_{OL}	Low Level Output Voltage	V_{CC} = Min, I_{OL} = Max V_{IH} = Min, V_{IL} = Max				0.4	V
I_I	Input Current @ Max Input Voltage	V_{CC} = Max, V_I = 5.5V				1	mA
I_{IH}	High Level Input Current	V_{CC} = Max, V_I = 2.4V				40	µA
I_{IL}	Low Level Input Current	V_{CC} = Max, V_I = 0.4V				−1.6	mA
I_{OZH}	Off-State Output Current with High Level Output Voltage Applied	V_{CC} = Max, V_O = 2.4V V_{IH} = Min, V_{IL} = Max				40	µA
I_{OZL}	Off-State Output Current with Low Level Output Voltage Applied	V_{CC} = Max, V_O = 0.4V V_{IH} = Min, V_{IL} = Max				−40	µA
I_{OS}	Short Circuit Output Current	V_{CC} = Max (Note 2)	DM54	−30		−70	mA
			DM74	−30		−70	
I_{CC}	Supply Current	V_{CC} = Max (Note 3)			50	72	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.

**Note 2:** Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with all outputs open, CLEAR grounded after a momentary connection to 4.5V: N, G1, G2 and all DATA inputs grounded: and the CLOCK input and M input at 4.5V.

Note 4: T_A = 25°C and V_{CC} = 5V.

**Switching Characteristics** at $V_{CC} = 5V$ and $T_A = 25°C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 400\Omega$				Units
			$C_L = 5$ pF		$C_L = 50$ pF		
			Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency				25		MHz
t_{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output				25	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output				28	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Clear to Output				27	ns
t_{PZH}	Output Enable Time to High Level Output	Output Control to Q			7	30	ns
t_{PZL}	Output Enable Time to Low Level Output	Output Control to Q			7	30	ns
t_{PHZ}	Output Disable Time from High Level Output	Output Control to Q	3	14			ns
t_{PLZ}	Output Disable Time from Low Level Output	Output Control to Q	3	20			ns

Logic Diagram

TL/F/6556–2

4

Physical Dimensions inches (millimeters)

0.785
[19.94] MAX

16   9

0.220–0.310
[5.59–7.87]

1   8

R 0.025
[0.64]

R 0.005–0.020
[0.13–0.51] TYP

0.037 ± 0.005
[0.94 ± 0.13] TYP

0.005
[0.13]
MIN TYP

0.055 ± 0.005
[1.40 ± 0.13] TYP

0.200
[5.08]
MAX TYP

0.020–0.060
[0.51–1.52] TYP

0.150
[3.81] MIN TYP

0.125–0.200
[3.18–5.08] TYP

90° ± 4°
TYP

0.080
[2.03] MAX
BOTH ENDS

0.018 ± 0.003
[0.46 ± 0.08] TYP

0.100 ± 0.010
[2.54 ± 0.25] TYP

0.290–0.320
[7.37–8.13]

GLASS SEALANT

0.180
[4.57] MAX

0.010 ± 0.002
[0.25 ± 0.05] TYP

95° ± 5°
TYP

0.310–0.410
[7.87–10.41]

J16A (REV L)

16-Lead Ceramic Dual-In-Line Package (J)
Order Number 54173DMQB or DM54173J
NS Package Number J16A

0.740 – 0.780
(18.80 – 19.81)

0.090
(2.286)

16 15 14 13 12 11 10 9

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1
IDENT

1 2 3 4 5 6 7 8

OPTION 01

INDEX
AREA

16 15

PIN NO. 1
IDENT

1 2

OPTION 02

0.065
(1.651)

0.130 ± 0.005
(3.302 ± 0.127)

0.060
(1.524) TYP

4° TYP
OPTIONAL

0.145 – 0.200
(3.683 – 5.080)

0.300 – 0.320
(7.620 – 8.128)

0.020
(0.508) MIN

90° ± 4° TYP

95° ± 5°

0.008 – 0.016
(0.203 – 0.406) TYP

0.125 – 0.150
(3.175 – 3.810)

0.030 ± 0.015
(0.762 ± 0.381)

0.280
(7.112)
MIN

0.014 – 0.023
(0.356 – 0.584)
TYP

0.050 ± 0.010
(1.270 ± 0.254)
TYP

0.100 ± 0.010
(2.540 ± 0.254)
TYP

$0.325 \genfrac{}{}{0pt}{}{+0.040}{-0.015}$

$(8.255 \genfrac{}{}{0pt}{}{+1.016}{-0.381})$

N16E (REV F)

16-Lead Molded Dual-In-Line Package (N)
Order Number DM74173N
NS Package Number N16E

Physical Dimensions inches (millimeters) (Continued)

$\dfrac{0.050-0.080}{(1.270-2.032)}$

$\dfrac{0.004-0.006}{(0.102-0.152)}$ TYP

$\dfrac{0.371-0.390}{(9.423-9.906)}$

$\dfrac{0.007-0.018}{(0.178-0.457)}$ TYP

$\dfrac{0.050\pm0.005}{(1.270\pm0.127)}$ TYP

0.000 MIN TYP

$\dfrac{0.250-0.370}{(6.350-9.398)}$

$\dfrac{0.300}{(7.620)}$ MAX GLASS

16 15 14 13 12 11 10 9

$\dfrac{0.245-0.275}{(6.223-6.985)}$

DETAIL A

1 2 3 4 5 6 7 8

PIN NO. 1 IDENT

$\dfrac{0.250-0.370}{(6.350-9.398)}$

$\dfrac{0.026-0.040}{(0.660-1.016)}$ TYP

$\dfrac{0.015-0.019}{(0.381-0.482)}$ TYP

W16A (REV H)

1

$\dfrac{0.008-0.012}{(0.203-0.305)}$

DETAIL A

16-Lead Ceramic Flat Package (W)
Order Number 54173FMQB or DM54173W
NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor was acquired by Texas Instruments.

This file is the datasheet for the following electronic components:

54173FMQB - http://www.ti.com/product/54173fmqb?HQS=TI-null-null-dscatalog-df-pf-null-wwe

DM54173W - http://www.ti.com/product/dm54173w?HQS=TI-null-null-dscatalog-df-pf-null-wwe

DM74173N - http://www.ti.com/product/dm74173n?HQS=TI-null-null-dscatalog-df-pf-null-wwe

54173DMQB - http://www.ti.com/product/54173dmqb?HQS=TI-null-null-dscatalog-df-pf-null-wwe

DM54173J - http://www.ti.com/product/dm54173j?HQS=TI-null-null-dscatalog-df-pf-null-wwe