HD44100H (LCD Driver with 40-Channel Outputs)

Description


The HD44100H has two sets of 20-bit bidirectional shift registers, 20 data latch flipflops and 20 liquid crystal display driver circuits. It receives serial display data from a display control LSI, converts it into parallel data and supplies liquid crystal display waveforms to the liquid crystal.

The HD44100H is a highly general liquid crystal display driver which can drive a static drive liquid crystal and a dynamic drive liquid crystal, and can be applied as a common driver or segment driver.


Features

- Liquid crystal display driver with serial/ parallel conversion function
- Serial transfer facilitates board design
- Capable of interfacing to liquid crystal display controllers: HD43160AH, LCTC (HD61830), LCD II (HD44780), LCDIII (HD44790).
- 40 internal liquid crystal display drivers
- Internal serial/parallel conversion circuits:
 - -20-bit shift register × 2
 - -20-bit shift latch × 2
- Display bias: Static to 1/5
- Power supply:
 - -Internal logic: + 5 V
 - -Liquid crystal display driver circuit:
 - 5
- Separation of internal logic from liquid crystal display driver circuit increases applicable controllers and liquid crystal types
- CMOS process
- 60-pin flat plastic package

Pin Arrangement



Block Diagram



Absolute Maximum Ratings

Item		Symbol	Value	Unit
Supply	Logic	Vcc*1	- 0.3 to + 7.0	V
voltage	LCD drivers	V _{EE} *2	V _{CC} - 13.5 to V _{CC} + 0.3	٧
Input voltage		V _{T1} *1	- 0.3 to V _{CC} + 0.3	٧
Input voltage		V _{T2} *3	V _{CC} + 0.3 to V _{EE} - 0.3	V
Operating temperature		Topr	- 20 to + 75	·c
Storage temperature		T _{stg}	- 55 to + 125	·c

Notes: *1 All voltage values are referred to GND.

*2 Connect a protection resistor of 220 Ω ± 5 % to V_{EE} power supply in series.

*3 Applies to V1to V8.

Electrical Characteristics

$$(V_{CC} = 5 \text{ V} \pm 10 \text{ %, } V_{EE} = -5 \text{ V} \pm 10 \text{ %, } GND = 0 \text{ V, } T_a = -20 \text{ to } +75^{\circ}\text{C})$$

Item	Symbol	Applicable Terminals	Min	Тур	Mex	Unit	Test Condition
Input voltage	V _{IH}	CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1,	0.7 V _{CC}	_	Vcc	V	
	VIL	SHL2, FCS	0	_	0.3 V _{CC}	٧	
Output voltage	Voн	DL1, DL2, DR1, DR2	V _{CC} - 0.4	ī —		V	$I_{OH} = -0.4 \text{ mA}$
	VoL	<u></u>	_	_	0.4	V	$I_{OL} = + 0.4 \text{ mA}$
Vi-Yj voltage descending	V _{D1}	*1	-	-	1.1	٧	I _{ON} = 0.1 mA for one of Yj
	V _{D2}	_	_	_	1.5	٧	I _{ON} = 0.05 mA for each Yj
Input leakage current	l _{IL}	CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1, SHL2, FCS, NC	- 5.0	-	5.0	μΑ	V _{in} = 0 to V _{CC}
Vi leakage current	I _{VL}	*3	- 10.0	_	10.0	μΑ	V _{in} = V _{CC} to V _{EE}
Power supply	Icc	*2		_	1.0	mA	f _{CL2} = 400 kHz
current	EE		_	_	10	μА	f _{CL1} = 1 kHz

Notes: *1 Vi-Yj (Vi = 1 to 6, j = 1 to 40) equivalent circuit

 $R1 = 1 k\Omega max.$

 $R2 = 10 k\Omega max.$

- *2 Input/output current is excluded; when input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at high or low.
- *3 Output Y1 to Y40 open.

Timing Characteristics

$$(V_{CC} = 5 \text{ V} \pm 10 \text{ %}, V_{EE} = -5 \text{ V} \pm 10 \text{ %}, GND = 0 \text{ V}, T_a = -20 \text{ to } +75 ^{\circ}\text{C})$$

Item		Symbol	Applicable Terminals	Min	Тур	Max	Unit	Test Condition
Data si freque		f _{CL}	CL2	-	-	400	kHz	
Clock	high level	tcwn	CL1, CL2	800	_	_	ns	<u> </u>
width Low level t _{CWL}		CL2	800	_	_	ns		
Data s	et-up time	tsu	DL1, DL2, DR1, DR2, FLM	300	_	_	ns	
Clock	set-up time	t _{SL}	CL1, CL2	500	_	_	ns	(CL2→CL1)
Clock	set-up time	t _{LS}	CL1, CL2	500		_	ns	(CL1→CL2)
Data d	elay time	t _{pd}	DL1, DL2, DR1, DR2	_	_	500	ns	C _L = 15 pF
Clock	rise/fall time	t _{ct}	CL1, CL2	_	_	200	ns	
Data hold time		t _{DH}	DL1, DL2, DR1, DR2, FLM	300	-	_	ns	




Figure 1 Timing Waveform

HITACHI

80

Terminal Function

Table 1 Functional Description of Terminals

Signal Name	Number of Lines	Input/ Output	Con	nected to	Func	tion				
Vcc	1		pow	er supply	Powe	er sup	ply fo	r logical	circuit	
GND	1		Pow	er supply	0 V					
VEE	1		Pow	er supply	Powe	er sup	ply fo	r liquid c	rystal display	/ drive
Y ₁ Y ₂₀	20	Output	Liqui	id crystal	Liquid	d crys	tal dri	iver outp	ut (Channel	1)
Y ₂₁ -Y ₄₀	20	Output	Liqui	id crystal	Liquid	d crys	tal dri	iver outp	ut (Channel	2)
V ₁ , V ₂	2	Input	Pow	er supply	Powe	er sup	ply fo	r liquid c	rystal display	drive (Select level)
V ₃ , V ₄	2	Input	Pow	er supply		er sup			crystal displ	ay drive (Non-select
V ₅ , V ₆	2	Input	Pow	er supply		er sup for ch			crystal displ	ay drive (Non-select
SHL1	1	Input	Vcc	or GND	Selec	tion c	f the	shift dire	ction of cha	nnel 1 shift register
					SHI	L1	DL1	DR1		
					Vc	С	Out	In		
					GN	D	In	Out		
SHL2	1	Input	Vcc	or GND	Selec	tion o	f the	shift dire	ction of char	nnel 2 shift register
					SHL	2	DL2	DR2		
					Vc	c	Out	In		
					GN	D	In	Out		
DI 4 DD4										
DL1, DR1		Input/ output		roller D44100H	Data	input,	outpi	ut of cha	nnel 1 shift i	register
DL2, DR2	2	Input/ output		roller D44100H	Data	input,	outpi	ut of cha	nnel 2 shift i	egister
M	1	Input		roller	Alter	heter	eignal	for liqui	d crystal driv	er output
CL1	1	Input		roller						1
						_			FCS is GND	
CL2	1	Input	Cont	roller		-			FCS is GND	
FCS	1	Input	Vcc (or GND	latch	signal nannel	and 1	the shift :	signal of cha	signal exchanges the nnel 2 and inverts M nges the function of
				7 -7- 1711-		Cha	nnel 2	2		
				FCS Level	Latch s	signal	Shi	ft signal	M Polarity	Function
				Vcc	CL2		CL1		M	For common drive
				GND	CL1	工	CL2	: 1_	М	For segment drive
					*	1		* 1		*2
NC	1				Don't	conn	ect ar	ny wires	to this termin	nal.

Notes: *1 ____ and __ indicate the latches at rise and fall times, respectively.

^{*2} The output level relationship between channel 1 and channel 2 based on the FCS signal level is as follows:

Data	M	Channel 1 (Y ₁ -Y ₂₀)	Channel 2 (Y ₂₁ -Y ₄₀)		
1	1	V ₁	V ₂		
(Select)	O	V ₂	V ₁		
0	1	V ₃	V ₆		
(Non-select)	ō	V ₄	V ₅		
1	1	V ₁	V ₁		
(Select)	o	V ₂	V ₂		
Ō	1	V ₃	V ₅		
(Non-select)	o	V4	V ₆		
	(Select) (Non-select) (Select) (Select)	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1		

¹ and 0 indicate high and low levels, respectively.

Applications

82

Segment Driver

When the HD44100H is used as a segment driver, FCS is set to GND to transfer display data with the timing shown in figure 2. In this

case, both channel 1 and channel 2 shift data at the fall of CL2 and latch it at the fall of CLI. V_3 and V_5 , V_4 and V_6 of the liquid crystal display driver power supply are short-circuited, respectively.




Figure 2 Segment Data Waveforms (A Type Waveforms, 1/8 Duty Cycle)

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Common Driver

In this case, channel 1 is used as a segment driver and channel 2 as common driver. When channel 2 of HD44100H is used as common driver, FCS is set to $V_{\rm CC}$ to transfer

display data with the timing shown in figure 3.

In this case, channel 2 shifts data at the rise of CL1 and latches it at the rise of CL2. Channel 1 shifts and latches as shown in figure 2.




Figure 3 Common Data Waveforms (A Type Waveforms of Channel 2, 1/8 Duty Cycle)

Both Channel 1 and Channel 2 Used as Common Drivers (FCS = GND)

When both of channel 1 and channel 2 of HD44100H are used common drivers, FCS is set to GND and the signals (CL1, CL2, FLM) from the controller are connected as shown in figure 4.

In this case, connection of the liquid crystal display driver power supply is different from that of segment driver, so refer to figure 4.

- V₁, V₂: Select level of segment and common
- V₃, V₄: Non-select level of segment
- V₅, V₆: Non-select level of common

Static Drive

When the HD44100H is used in the static drive method (figure 5), data is transferred at

the fall of CL2 and latched at the fall of CL1. The frequency of CL1 becomes the frame frequency of the liquid crystal display driver. The signal applied terminal M must have twice the frequency of CL1 and be synchronized at the fall of CL1. The power supply for liquid crystal display driver is used by short-circuiting V_1 , V_4 and V_6 , and V_2 , V_3 , and V_5 respectively.

One of the liquid crystal display driver output terminals can be used for a common output. In this case, FCS is set to GND and data is transferred so that 0 can be always latched in the latch corresponding to the liquid crystal display driver output terminal used as the common output. If the latch signal corresponding to the segment output is 1, the segments of LCD light. They also light for common side = 1, and segment side 0.




Figure 4 Connection When Both Channels Are Common Drivers





Figure 5 Static Drive Connection

Timing Chart of Input Waveforms




Notes:

- Input square waves of 50% duty cycle (about 30-500 Hz) to M. The frequency depends on the specifications of LCD panels.
- The drive waveforms corresponding to the new displayed data are output at the fall of CL1. Therefore, when the alternating signal M and CL1 do not fall synchronously, DC elements are produced on the LCD drive waveforms. These DC elements may shorten the life span of the LCD, if the displayed data frequently changes (e.g. display of hours, minutes, and seconds of a clock). To avoid
- this, have CL1 fall synchronously with the one edge of M.
- In this example, the CMOS inverter is used as a COM signal driver in consideration of the large display area. (The load capacitance on COM is large because it is common to all the displayed segments.)

Usually, one of the HD44100H outputs can be used as a COM signal. The displayed data corresponding to the terminal should be 0 in that case.

HD44100H



HITACHI

X